

100




FIG. 1A




FIG. 1B

130

150






FIG. 2



3
6
H
L



FFG.

WAGLE




FIG. 5B




FIG. 6A




FIG. 6G

20-bit ISA

39	19
0	0
0	1
1	0
1	1

20-bit parallel
 20-bit serial
 40-bit extended
 20-bit serial

Control # Control
 Control # Control
 DSP, extensions/Shadow
 DSP # DSP

FIG. 6B

6-bit operand specifier

A 6-bit specifier is used in DSP extended instructions to access memory and register operands.

5	4	3	2	1	0
---	---	---	---	---	---

M/R

0	0	ac-page
0	1	gpr: r0-r15
1	ptr: (r0) to (r15) off	

ereg

GPR

Mem[ptr[0-15]] || ptr[0-15] += offset1/offset2

Always postupdate

This allows access to data memory, ereg and GPR

- Bit 5 = 1: Use rX (X: 0-7) register to obtain effective memory address and post-modify the ptr field by one of two possible offsets specified in rX registers.
 dmem[ptr], ptr = ptr + offset1, if off = 0
 ptr = ptr + offset2, if off = 1
- Bit 5 = 0: Access ac-page or GPR

If Bit-4 is set to 0, then bits 3:0 control access to the general-purpose register file (r0-15) or to execution unit registers.

GPR	GPR Intr page	ac-page	ac intr page	ereg-Shadow DSP
R0	R0	A0	A0_i	A0
R1	R1	A1	A1_i	A1
R2	R2	T	T	T
R3	R3	TR	TR	TR
R4	R4			
R5	R5			
R6	R6			
R7	R7			
R8	R8			
R9	R9			SX1
R10	R10			SX1s
R11	R11			SX2
R12	R12_i			SX2s
R13	R13_i			SY1
R14	R14_i			SY1s
R15	R15_i			SY2
				SY2s

FIG. 6C

For shadow DSP instructions, the 3-bit specifier for operands is defined as follows:

2	1	0		2	1	0	
0	0	0	A0	0	0	0	A0
0	0	1	A1	0	0	1	A1
0	1	0	T	0	1	0	T
0	1	1	TR	0	1	1	TR
1	0	0	SX1	1	0	0	SY1
1	0	1	SX1s	1	0	1	SY1s
1	1	0	SX2	1	1	0	SY2
1	1	1	SX2s	1	1	1	SY2s
EREG1				EREG2			

FIG. 6E

Only the shadow DSP instructions can see the above modified page of execution unit registers.

4-bit operand specifier:

Memory operands: (rX) specifies an access out of the data memory to the execution unit for the function that needs to be performed. The address for the access is specified in the rX register in the general register file that hold the 14-bit pointer (16K of addressing) to memory, 5-bit signed offset or a 3-bit unsigned offset that can post-modify the address. In addition each pointer is typed for efficient SIMD processing and includes a permute control for rearranging data elements of a vector on the fly. The "podi" core can deal with 4-element 16-bit real vectors or complex data directly. This ability to manipulate memory data directly reduces the instruction width greatly and allows efficient signal processing.

(rX): Memory Address Registers

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
type				cb	x	permute				off1: (0-7)				off0: (-16 to 15)				ptr: pointer													

FIG. 6D

5-bit operand specifier:

The 5-bit specifier includes the 4-bit specifier for general data operands and the special purpose registers. It is used in RISC instructions.

4	3	2	1	0
0	spr: s0-s15			
1	gpr: r0-r15			

SPR		Intr page SPR intr page	
0	fu-ctl	fu-ctl_l	stack(8)
1	a-type	a-type_l	
2	ps-ctl	ps-ctl	
3	t-type	t-type	
4	pl-ctl	pl-ctl	
5	cb-ctl	cb-ctl_l	
6	shuffle	shuffle	
7	io-ptr	io-ptr	
8	status	status_l	
9	loop-ctl	loop-ctl	
10	pcr	pcr	
11	reserved	reserved	
12	reserved	reserved	
13	reserved	reserved	
14	reserved	reserved	

NOTE: All SPR registers are reset to all zeros at power on reset except for the PCR register.

FIG. 6F

DSP Instructions

	39	38	37	36	35	34	33	32	31	30	29	28	27	26	25	24	23	22	21	20
Multiply	1	0	0	PS	S	SX		SY		V/S	SA	DA		Sub-op						
	$da = sx * sy$ $da = (sx * sy) + sa$ $da = (sx * sa) + sy$ $da = (sx * sy) - sa$ $da = (sx * sa) - sy$ $da = \min(sx * sy, sa)$ $da = \min(sx * sa, sy)$ $da = \max(sx * sy, sa)$														0 0 0	Nop				
															0 0 1	Add				
															0 1 0	Add				
															0 1 1	Sub				
															1 0 0	Sub				
															1 0 1	Min				
															1 1 0	Min				
															1 1 1	Max				
Add	1	0	1	PS	H	SX		SY		V/S	SA	DA		Sub-op						
	$da = sx + sy$														0 0 0	Nop				
	$da = sx + sy + sa$														0 0 1	Add				
	$da = sx + sy; sa = sx - sy;$														0 1 0	AddSub				
	$da = (sx + sy) * sa$														0 1 1	Mul				
	$da = -(sx + sy) * sa$														1 0 0	MulN				
	$da = \min(sx + sy, sa)$														1 0 1	Min				
	$da = \max(sx + sy, sa)$														1 1 0	Max				
	$da = \text{sum}(sx) \quad (sx, sy \text{ unused})$														1 1 1	CombAdd				
Extremum	1	1	0	PS	DA	SX		SY		V/S	SA	DA		Sub-op						
	$da = \text{ext}(sx, sy)$														0 0 0	Nop				
	$da = \text{ext}(sx, sy, sa)$														0 0 1	Ext				
	$da = \text{ext}(sx, sa) * sy$														0 1 0	Mul				
	$da = -\text{ext}(sx, sa) * sy$														0 1 1	MulN				
	$da = \text{ext}(sx, sa) + sy$														1 0 0	Add				
	$da = \text{ext}(sx, sa) - sy$														1 0 1	Sub				
	$\text{ext}(sa, da)? \quad i = sx, v = sy, ka = lc$														1 1 0	amax				
type-match	1	1	0	PS	0	SX		SY		x	x	0		1	1	1				
nop	1	1	0	PS	0	x	x	x	x	x	x	x	x	0	1	1	1			
Permute	1	1	0	PS	1	Type		SY		0	ereg	1	1	1						
Reserved	1	1	1	PS	x	SX		SY		SA	DA	V/S		Sub-op						

Control and specifier Extensions

	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Mul	0	Pred	PL	Sa	Sy	Pred	Li	S	S	S	0	SA	DA	abst	0	0				

Add	0	Pred	PL	Sa	Sy	Li	Sub-ext				0	SA	DA	abst	0	0
							h	h	h	x						
							x	V/S	Pred	Fp						
							b	cd	Gx	Fp						

Nop (unused)
 Mul/MulN
 Min/Max

Ext	0	Pred	PL	Sat	Syl	b-cl	Gx	Sub-ext	0	SA	DA	abd	0	0
								U	Fp					
								Pred	Li					

Add/sub
 Mul

	0	Pred	PL	Pct2	Sy	Pct1	0	ereg	pred	0	0
--	---	------	----	------	----	------	---	------	------	---	---

Type/offset/permute extensions

	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	0	Pred	PL	x	Type: SX	Type: SY	0	SA	DA	x	0	1								
	0	Pred	PL	Pct	Permute: SX	Permute: SY	0	SA	DA	Pct	1	0								
	0	Pred	Li	Li	Offset: SX	Offset: SY	0	SA	DA	Pct	1	1								

Type override
 permute override
 Offset override

Shadow DSP

	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	0	Op	PL	op	SA	ereg1	DA	ereg2	1	SA	DA	Sub-op								

nop

	1	1	0	PL	0	x	x	x	Pred	x	x	x	0	SA	DA	1	1	1		
--	---	---	---	----	---	---	---	---	------	---	---	---	---	----	----	---	---	---	--	--

FIG. 6H

FIG. 6I

<Sfr1, Bits9-6> = U15 (Shift Amount)

Bit 5: 0=one reg. 1=broadcast all four. Bit 4: 0=16-bit 1=32-bit

<B43, B4s13-10> == U15 :POS

FIG. 6J

Extended Control

File SignZero

A = PC relative
Bit 15 is continuation of inner LC

$$\text{andp, orp, andorp, orandpc } pz = (px \text{ relop } py) \text{ relop } pz$$

FIG. 6K

MAC: ,

[illegible]

MUL.NOP
MUL.ADO
MUL.EXT
MUL.MUL

A RUTH:

[illegible]

EXT:

[illegible]

SHIFT:

39	40	41	42	43	44	45	46	47	48	49	50	51	52	53	54	55	56	57	58	59	60	61	62	63	64	65	66	67	68	69	70	71	72	73	74	75	76	77	78	79	80	81	82	83	84	85	86	87	88	89	90	91	92	93	94	95	96	97	98	99	100	101	102	103	104	105	106	107	108	109	110	111	112	113	114	115	116	117	118	119	120	121	122	123	124	125	126	127	128	129	130	131	132	133	134	135	136	137	138	139	140	141	142	143	144	145	146	147	148	149	150	151	152	153	154	155	156	157	158	159	160	161	162	163	164	165	166	167	168	169	170	171	172	173	174	175	176	177	178	179	180	181	182	183	184	185	186	187	188	189	190	191	192	193	194	195	196	197	198	199	200	201	202	203	204	205	206	207	208	209	210	211	212	213	214	215	216	217	218	219	220	221	222	223	224	225	226	227	228	229	230	231	232	233	234	235	236	237	238	239	240	241	242	243	244	245	246	247	248	249	250	251	252	253	254	255	256	257	258	259	260	261	262	263	264	265	266	267	268	269	270	271	272	273	274	275	276	277	278	279	280	281	282	283	284	285	286	287	288	289	290	291	292	293	294	295	296	297	298	299	300	301	302	303	304	305	306	307	308	309	310	311	312	313	314	315	316	317	318	319	320	321	322	323	324	325	326	327	328	329	330	331	332	333	334	335	336	337	338	339	340	341	342	343	344	345	346	347	348	349	350	351	352	353	354	355	356	357	358	359	360	361	362	363	364	365	366	367	368	369	370	371	372	373	374	375	376	377	378	379	380	381	382	383	384	385	386	387	388	389	390	391	392	393	394	395	396	397	398	399	400	401	402	403	404	405	406	407	408	409	410	411	412	413	414	415	416	417	418	419	420	421	422	423	424	425	426	427	428	429	430	431	432	433	434	435	436	437	438	439	440	441	442	443	444	445	446	447	448	449	450	451	452	453	454	455	456	457	458	459	460	461	462	463	464	465	466	467	468	469	470	471	472	473	474	475	476	477	478	479	480	481	482	483	484	485	486	487	488	489	490	491	492	493	494	495	496	497	498	499	500	501	502	503	504	505	506	507	508	509	510	511	512	513	514	515	516	517	518	519	520	521	522	523	524	525	526	527	528	529	530	531	532	533	534	535	536	537	538	539	540	541	542	543	544	545	546	547	548	549	550	551	552	553	554	555	556	557	558	559	560	561	562	563	564	565	566	567	568	569	570	571	572	573	574	575	576	577	578	579	580	581	582	583	584	585	586	587	588	589	590	591	592	593	594	595	596	597	598	599	600	601	602	603	604	605	606	607	608	609	610	611	612	613	614	615	616	617	618	619	620	621	622	623	624	625	626	627	628	629	630	631	632	633	634	635	636	637	638	639	640	641	642	643	644	645	646	647	648	649	650	651	652	653	654	655	656	657	658	659	660	661	662	663	664	665	666	667	668	669	670	671	672	673	674	675	676	677	678	679	680	681	682	683	684	685	686	687	688	689	690	691	692	693	694	695	696	697	698	699	700	701	702	703	704	705	706	707	708	709	710	711	712	713	714	715	716	717	718	719	720	721	722	723	724	725	726	727	728	729	730	731	732	733	734	735	736	737	738	739	740	741	742	743	744	745	746	747	748	749	750	751	752	753	754	755	756	757	758	759	760	761	762	763	764	765	766	767	768	769	770	771	772	773	774	775	776	777	778	779	780	781	782	783	784	785	786	787	788	789	790	791	792	793	794	795	796	797	798	799	800	801	802	803	804	805	806	807	808	809	810	811	812	813	814	815	816	817	818	819	820	821	822	823	824	825	826	827	828	829	830	831	832	833	834	835	836	837	838	839	840	841	842	843	844	845	846	847	848	849	850	851	852	853	854	855	856	857	858	859	860	861	862	863	864	865	866	867	868	869	870	871	872	873	874	875	876	877	878	879	880	881	882	883	884	885	886	887	888	889	890	891	892	893	894	895	896	897	898	899	900	901	902	903	904	905	906	907	908	909	910	911	912	913	914	915	916	917	918	919	920	921	922	923	924	925	926	927	928	929	930	931	932	933	934	935	936	937	938	939	940	941	942	943	944	945	946	947	948	949	950	951	952	953	954	955	956	957	958	959	960	961	962	963	964	965	966	967	968	969	970	971	972	973	974	975	976	977	978	979	980	981	982	983	984	985	986	987	988	989	990	991	992	993	994	995	996	997	998	999	1000	1001	1002	1003	1004	1005	1006	1007	1008	1009	1010	1011	1012	1013	1014	1015	1016	1017	1018	1019	1020	1021	1022	1023	1024	1025	1026	1027	1028	1029	1030	1031	1032	1033	1034	1035	1036	1037	1038	1039	1040	1041	1042	1043	1044	1045	1046	1047	1048	1049	1050	1051	1052	1053	1054	1055	1056	1057	1058	1059	1060	1061	1062	1063	1064	1065	1066	1067	1068	1069	1070	1071	1072	1073	1074	1075	1076	1077	1078	1079	1080	1081	1082	1083	1084	1085	1086	1087	1088	1089	1090	1091	1092	1093	1094	1095	1096	1097	1098	1099	1100	1101	1102	1103	1104	1105	1106	1107	1108	1109	1110	1111	1112	1113	1114	1115	1116	1117	1118	1119	1120	1121	1122	1123	1124	1125	1126	1127	1128	1129	1130	1131	1132	1133	1134	1135	1136	1137	1138	1139	1140	1141	1142	1143	1144	1145	1146	1147	1148	1149	1150	1151	1152	1153	1154	1155	1156	1157	1158	1159	1160	1161	1162	1163	1164	1165	1166	1167	1168	1169	1170	1171	1172	1173	1174	1175	1176	1177	1178	1179	1180	1181	1182	1183	1184	1185	1186	1187	1188	1189	1190	1191	1192	1193	1194	1195	1196	1197	1198	1199	1200	1201	1202	1203	1204	1205	1206	1207	1208	1209	1210	1211	1212	1213	1214	1215	1216	1217	1218	1219	1220	1221	1222	1223	1224	1225	1226	1227	1228	1229	1230	1231	1232	1233	1234	1235	1236	1237	1238	1239	1240	1241	1242	1243	1244	1245	1246	1247	1248	1249	1250	1251	1252	1253	1254	1255	1256	1257	1258	1259	1260	1261	1262	1263	1264	1265	1266	1267	1268	1269	1270	1271	1272	1273	1274	1275	1276	1277	1278	1279	1280	1281	1282	1283	1284	1285	1286	1287	1288	1289	1290	1291	1292	1293	1294	1295	1296	1297	1298	1299	1300	1301	1302	1303	1304	1305	1306	1307	1308	1309	1310	1311	1312	1313	1314	1315	1316	1317	1318	1319	1320	1321	1322	1323	1324	1325	1326	1327	1328	1329	1330	1331	1332	1333	1334	1335	1336	1337	1338	1339	1340	1341	1342	1343	1344	1345	1346	1347	1348	1349	1350	1351	1352	1353	1354	1355	1356	1357	1358	1359	1360	1361	1362	1363	1364	1365	1366	1367	1368	1369	1370	1371	1372	1373	1374	1375	1376	1377	1378	1379	1380	1381	1382	1383	1384	1385	1386	1387	1388	1389	1390	1391	1392	1393	1394	1395	1396	1397	1398	1399	1400	1401	1402	1403	1404	1405	1406	1407	1408	1409	1410	1411	1412	1413	1414	1415	1416	1417	1418	1419	1420	1421	1422	1423	1424	1425	1426	1427	1428	1429	1430	1431	1432	1433	1434	1435	1436	1437	1438	1439	1440	1441	1442	1443	1444	1445	1446	1447	1448	1449	1450	1451	1452	1453	1454	1455	1456	1457	1458	1459	1460	1461	1462	1463	1464	1465	1466	1467	1468	1469	1470	1471	1472	1473	1474	1475	1476	1477	1478	1479	1480	1481	1482	1483	1484	1485	1486	1487	1488	1489	1490	1491	1492	1493	1494	1495	1496	1497	1498	1499	1500	1501	1502	1503	1504	1505	1506	1507	1508	1509	1510	1511	1512	1513	1514	1515	1516	1517	1518	1519	1520	1521	1522	1523	1524	1525	1526	1527
----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------

Immediate:

[illegible]

Tools:

[illegible]

Brunch:

Case	Dead	records	month
19	38	37	36
20	39	38	37
21	40	39	38
22	41	40	39
23	42	41	40
24	43	42	41
25	44	43	42
26	45	44	43
27	46	45	44
28	47	46	45
29	48	47	46
30	49	48	47
31	50	49	48
32	51	50	49
33	52	51	50
34	53	52	51
35	54	53	52
36	55	54	53
37	56	55	54
38	57	56	55
39	58	57	56
40	59	58	57
41	60	59	58
42	61	60	59
43	62	61	60
44	63	62	61
45	64	63	62
46	65	64	63
47	66	65	64
48	67	66	65
49	68	67	66
50	69	68	67
51	70	69	68
52	71	70	69
53	72	71	70
54	73	72	71
55	74	73	72
56	75	74	73
57	76	75	74
58	77	76	75
59	78	77	76
60	79	78	77
61	80	79	78
62	81	80	79
63	82	81	80
64	83	82	81
65	84	83	82
66	85	84	83
67	86	85	84
68	87	86	85
69	88	87	86
70	89	88	87
71	90	89	88
72	91	90	89
73	92	91	90
74	93	92	91
75	94	93	92
76	95	94	93
77	96	95	94
78	97	96	95
79	98	97	96
80	99	98	97
81	100	99	98
82	101	100	99
83	102	101	100
84	103	102	101
85	104	103	102
86	105	104	103
87	106	105	104
88	107	106	105
89	108	107	106
90	109	108	107
91	110	109	108
92	111	110	109
93	112	111	110
94	113	112	111
95	114	113	112
96	115	114	113
97	116	115	114
98	117	116	115
99	118	117	116
100	119	118	117
101	120	119	118
102	121	120	119
103	122	121	120
104	123	122	121
105	124	123	122
106	125	124	123
107	126	125	124
108	127	126	125
109	128	127	126
110	129	128	127
111	130	129	128
112	131	130	129
113	132	131	130
114	133	132	131
115	134	133	132
116	135	134	133
117	136	135	134
118	137	136	135
119	138	137	136
120	139	138	137
121	140	139	138
122	141	140	139
123	142	141	140
124	143	142	141
125	144	143	142
126	145	144	143
127	146	145	144
128	147	146	145
129	148	147	146
130	149	148	147
131	150	149	148
132	151	150	149
133	152	151	150
134	153	152	151
135	154	153	152

1102

FIG. 6L




Figure 7

Pipeline Controller 304




Figure 8A




Figure 8B






FIG. 9A





DATA TYPE

SP CONFIGURATION





FIG. 12A

DATA TYPE


SP CONFIGURATION

1 x 4 R




2 1 x 16

1 x 8 R




2 1 x 16

1 x 16 R




2 1 x 16

1 x 32 R



2 1 x 16

1 x 40 R



2 1 x 16


SXM 552A-552B
OR
SYM 556A-556B

FIG. 12B


DATA TYPE

SP
CONFIGURATION


1x4C




1x8C




1x16C



1x32C



1x40C




SXA 550A AND SXA 550B
OR
SYA 554A AND SYA 554B


FIG. 12C

DATA TYPE


2X16C



2X32C



2X40C




SXA550A, SXA550B, SXA550C, AND SXA550D
 SYA554A, SYA554B, SYA554C, AND SYA554D

FIG. 12D


DATA TYPE

1x4C




2x16

1x8C




2x16

1x16C




2x16

1x32C



2x16

1x40C



2x16


SXM552A AND SXM552B
OR
SYM556A AND SYM556B

FIG. 12E

DATA TYPE


SP CONFIGURATION

2x32C
OR
2x40C



2x16

2x16C



2x16

SXM552A, SXM552B, SXM552C, AND SXM552D

SYM556A, SYM556^{SR}B, SYM556C, AND SYM556D

FIG. 12F

Operand 1 Data Type: $N_1 \times S_1 R$
Operand 2 Data Type: $N_2 \times S_2 R$
Type Matching R: $\text{Max}(N_1 \text{ or } N_2) \times \text{Max}(S_1 \text{ or } S_2) R$

Fig. 13A

Operand 1 Data Type: $N_1 \times S_1 C$
Operand 2 Data Type: $N_2 \times S_2 C$
Type Matching C: $\text{Max}(N_1 \text{ or } N_2) \times \text{Max}(S_1 \text{ or } S_2) C$

Fig. 13B

Operand 1 Data Type: $N_1 \times S_1 R$
Operand 2 Data Type: $N_2 \times S_2 C$
Type Matching R+C: $\text{Max}(N_1 \text{ or } N_2) \times \text{Max}(S_1 \text{ or } S_2) C$

Fig. 13C

	1x16 real	2x16 real	1x16 cmpx	4x16 real	2x16 cmpx	1x32 real	2x32 real	1x32 cmpx	4x32 real	2x32 cmpx	1x40 real	2x40 real	1x40 cmpx	4x40 real	2x40 cmpx
1x16 real	1 unit	2 unit	2 unit	4 unit	4 unit	2 unit	4 unit	4 unit							
2x16 real	2 unit	2 unit													
1x16 cmpx	2 unit		4 unit												
4x16 real	4 unit			4 unit											
2x16 cmpx	4 unit														
1x32 real	2 unit														
2x32 real	4 unit														
1x32 cmpx	4 unit														
4x32 real															
2x32 cmpx															
1x40 real															
2x40 real															
1x40 cmpx															
4x40 real															
2x40 cmpx															

FIG. 14

	1x16 real	2x16 real	1x16 cmpx	4x16 real	2x16 cmpx	1x32 real	2x32 real	1x32 cmpx	4x32 real	2x32 cmpx	1x40 real	2x40 real	1x40 cmpx	4x40 real	2x40 cmpx
1x16 real	1 unit	2 unit		4 unit		1 unit	4 unit		4 unit		1 unit	2 unit		4 unit	
2x16 real	2 unit	2 unit				2 unit	2 unit					2 unit			
1x16 cmpx															
4x16 real	4 unit			4 unit		4 unit			4 unit					4 unit	
2x16 cmpx															
1x32 real	1 unit	2 unit		4 unit		1 unit	2 unit		4 unit		1 unit	2 unit		4 unit	
2x32 real	4 unit	2 unit				2 unit	2 unit					2 unit			
1x32 cmpx															
4x32 real	4 unit			4 unit		4 unit			4 unit		4 unit			4 unit	
2x32 cmpx															
1x40 real	1 unit					1 unit			4 unit		1 unit				
2x40 real	2 unit	2 unit				2 unit	2 unit					2 unit			
1x40 cmpx															
4x40 real	4 unit		4 unit			4 unit			4 unit					4 unit	
2x40 cmpx															

FIG. 15A

	1x16 real	2x16 real	1x16 cmpx	4x16 real	2x16 cmpx	1x32 real	2x32 real	1x32 cmpx	4x32 real	2x32 cmpx	1x40 real	2x40 real	1x40 cmpx	4x40 real	2x40 cmpx
1x16 real	1 unit	2 unit	2 unit	4 unit	4 unit	1 unit	2 unit	2 unit	4 unit	4 unit	1 unit	2 unit	2 unit	4 unit	4 unit
2x16 real	2 unit	2 unit				2 unit	2 unit					2 unit			
1x16 cmpx	2 unit		2 unit					2 unit			2 unit		2 unit		
4x16 real	4 unit			1 unit		4 unit			4 unit					4 unit	
2x16 cmpx	4 unit				4 unit					4 unit					4 unit
1x32 real	1 unit	2 unit				1 unit	2 unit	2 unit	4 unit		1 unit	2 unit	2 unit	4 unit	
2x32 real	2 unit	2 unit				2 unit	2 unit					2 unit			
1x32 cmpx	2 unit		2 unit			2 unit		2 unit			2 unit		2 unit		
4x32 real	4 unit			4 unit		4 unit			4 unit		4 unit			4 unit	
2x32 cmpx	4 unit				4 unit					4 unit					4 unit
1x40 real	1 unit		2 unit			1 unit		2 unit	4 unit		1 unit	2 unit		4 unit	
2x40 real	2 unit	2 unit				2 unit	2 unit				2 unit	2 unit			
1x40 cmpx	2 unit		2 unit			2 unit		2 unit					2 unit		
4x40 real	4 unit			4 unit		4 unit			4 unit		4 unit			4 unit	
2x40 cmpx	4 unit				4 unit					4 unit					4 unit

FIG. 15B




FIG. 16

Data Type: N x S (R/C)

FIG. 17




FIG. 18

DATA TYPE 1801

0000: 1x16 real
 0001: 2x16 real
 0010: 1x16 complex
 0011: 4x16 real
 0100: 1x32 real
 0101: 2x32 real
 0110: 1x32 complex
 0111: 2x16 complex
 1000: 4x32 real
 1001: 2x32 complex
 1010: 1x40 real
 1011: 2x40 real
 1100: 1x40 complex
 1101: 4x40 real (only for local add unit operations)
 1110: 2x40 complex (only for local add unit operations)
 1111: Reserved

FIG. 19

PERMUTE TYPE				
X 531 / Y 533				
PERMUTE 1803				
26 25 04 23 22				
0 0 0 0 0	A	B	C D	203A Regular Access
1 0 0 0 0	C	D	A B	203B Interchange UB and LB
0 0 1 0 0	B	A	C D	203C Permute HW UB
0 0 0 0 1	A	B	D C	203D Permute HW LB
0 0 1 0 1	B	A	D C	203E Permute HW · LB#UP
1 0 1 0 0	D	C	A B	203F Interchange and Permute HW UB
1 0 0 0 1	C	D	B A	203G Interchange and Permute HW LB
1 0 1 0 1	D	C	B A	203H Interchange and Permute HW UB + LB
0 1 0 0 0	A	A	A A	203I Broadcast A bits
0 1 1 0 0	B	B	B B	203J Broadcast B bits
0 0 0 1 0	C	C	C C	203K Broadcast C bits
0 0 0 1 1	D	D	D D	203L Broadcast D bits

to SP0 300 to SP1 300B to SP2 300 to SP3 300D

FIG. 20




FIG. 21

$$X' = [SX_{10}, SX_{11}, SX_{12}, SX_{13}] \text{ e.g. } [x_0, x_1, x_2, x_3]$$

$$X'' = [SX_{20}, SX_{21}, SX_{22}, SX_{23}] \text{ e.g. } [x_4, x_5, x_6, x_7]$$

Where SX_{ab} : S=Source; a=delay; b=SP unit number (e.g. SP3, SP1, SP0; or termed u_3, u_2, u_1, u_0).

$$y' = [SY_{10}, SY_{11}, SY_{12}, SY_{13}]$$

$$y'' = [SY_{20}, SY_{21}, SY_{22}, SY_{23}]$$

Where SY_{ab} : S=Source; a=delay; b=SP unit number (e.g. SP3, SP2, SP1, SP0; or termed u_3, u_2, u_1, u_0).

FIG. 22A

shuffle

Shuffle Control Register

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
u3	u2	u2	u1	u1	u0	u3	u2	u2	u1	u1	u0	u3	u2	u2	u1	u1	u0	u3	u2	u2	u1	u1	u0	u3	u2	u2	u1	u1	u0	u3	u2
SY2S								SY1S								SX2S								SX1S							

Units are connected to their nearest neighbors for shuffling the sources using the following bit diagram:

- 00 Unit N+1, SX1 = X' (right)
- 01 Unit N+1, SX2 = X'' (right)
- 10 Unit N-1, SX1 = X' (left)
- 11 Unit N-1, SX2 = X'' (left)

For example to shift the sources to the left by one:

3	2	1	0	From
2	1	0	3	Into

The bits should be 10101010 (\$AA)

FIG. 22C

FIR Filter $\begin{bmatrix} x_0 \\ x_1 \\ \vdots \\ x_N \end{bmatrix} * \begin{bmatrix} y_0 \\ \vdots \\ y_N \end{bmatrix} = x_0 y_0 + x_1 y_1 + \dots + x_N y_N$

Primary Stage

Cycle #

1

2

3

⋮

N

Primary Stage Computations

SP0

SP1

SP2

SP3

$$\begin{aligned} & x_0 y_0 + \boxed{x_1} y_1 + \boxed{x_2} y_2 + \boxed{x_3} y_3 \\ & \boxed{x_4} y_4 + \boxed{x_5} y_5 + \boxed{x_6} y_6 + \boxed{x_7} y_7 \\ & \boxed{x_8} y_8 + \boxed{x_9} y_9 + \boxed{x_{10}} y_{10} + \boxed{x_{11}} y_{11} \\ & \vdots \\ & x_{N-3} y_{N-3} + x_{N-2} y_{N-2} + x_{N-1} y_{N-1} + x_N y_N \end{aligned}$$

Shadow Stage

Cycle #

1

2

3

4

⋮

N+2

No operation

No operation

SP0

SP1

SP2

SP3

$$\begin{aligned} & \boxed{x_1} y_0 + \boxed{x_2} y_1 + \boxed{x_3} y_2 + \boxed{x_4} y_3 \\ & \boxed{x_5} y_4 + \boxed{x_6} y_5 + \boxed{x_7} y_6 + \boxed{x_8} y_7 \\ & \vdots \\ & x_{N-2} y_{N-3} + x_{N-1} y_{N-2} + x_N y_{N-1} + x_{N+1} y_N \end{aligned}$$

$$\begin{bmatrix} x_1 \\ \vdots \\ x_{N+1} \end{bmatrix} * \begin{bmatrix} y_0 \\ \vdots \\ y_N \end{bmatrix}$$

(Shuffle X' Left by one)

Subsequent Cycles

Primary Stage

Cycle #

N+1

⋮

2N

⋮

N+4

⋮

3N

$$\begin{bmatrix} x_2 \\ \vdots \\ x_{N+2} \end{bmatrix}$$

$$\begin{bmatrix} y_0 \\ \vdots \\ y_N \end{bmatrix}$$

$$\begin{bmatrix} x_4 \\ \vdots \\ x_{N+4} \end{bmatrix}$$

$$\begin{bmatrix} y_0 \\ \vdots \\ y_N \end{bmatrix}$$

Shadow Stage

Cycle #

N+3

⋮

N+5

⋮

N+5

⋮

N+7

$$\begin{bmatrix} x_3 \\ \vdots \\ x_{N+3} \end{bmatrix}$$

$$\begin{bmatrix} y_0 \\ \vdots \\ y_N \end{bmatrix}$$

$$\begin{bmatrix} x_5 \\ \vdots \\ x_{N+5} \end{bmatrix}$$

$$\begin{bmatrix} y_0 \\ \vdots \\ y_N \end{bmatrix}$$

⋮

FIG. 22B

SP2

502C




FIG. 23A

FIG. 23A

FIG. 23B




FIG. 23





FIG. 23B



SPO Shadow Mux



$$\begin{aligned} X_0 &= SX_{10}, SX_{20} \\ X_1 &= SX_{11}, SX_{21} \\ X_3 &= SX_{13}, SX_{23} \end{aligned}$$

FIG. 24A

SP1
Shadow
Mux



$$X_1 = SX_{11}, SX_{21}$$

$$X_2 = SX_{12}, SX_{22}$$

$$X_0 = SX_{10}, SX_{20}$$

FIG. 24B



$$\begin{aligned} X_2 &= SX_{12}, SX_{22} \\ X_3 &= SX_{13}, SX_{23} \\ X_4 &= SX_{11}, SX_{21} \end{aligned}$$

FIG. 24C

SP3
Shadow
Mux




FIG. 24D

$$\begin{aligned} X_3 &= SX_{13}, SX_{23} \\ X_0 &= SX_{10}, SX_{20} \\ X_2 &= SX_{12}, SX_{22} \end{aligned}$$




FIG. 25




FIG. 26

210




FIG. 21





FIG. 28



LOGICAL ADDRESS (# WORDS)	Logical BITS	ASSUME 8 BITS/WORD	Physical BITS	Physical ADDRESS (# WORDS)
MAX/8 - MOA = MAX/8 - 64K	MAX - 512K		MAX	MAX/8
MAX/8 - 128K	MAX - 1024K	MEM BLOCK D _N	MAX - 512K	MAX/8 - 64K
MAX/8 - 192K	MAX - 1536K	MEM BLOCK C _N	MAX - 1024K	MAX/8 - 128K
MAX/8 - 256K	MAX - 2048K	MEM BLOCK B _N	MAX - 1536K	MAX/8 - 192K
MAX/8 - 320K	MAX - 2560K	MEM BLOCK A _N	MAX - 2048K	MAX/8 - 256K
0	0	0	0	0
0	0	0	0	0
0	0	0	0	0
448K	3584K		4096K	512K
384K	3072K	MEM BLOCK D ₂	3584K	448K
320K	2560K	MEM BLOCK C ₂	3072K	384K
256K	2048K	MEM BLOCK B ₂	2560K	320K
192K	1536K	MEM BLOCK A ₂	2048K	256K
(192K - 1)	(1536K - 1)	MEM BLOCK D₁	(2048K - 1)	(256K - 1)
128K	1024K	MEM BLOCK C ₁	1536K	192K
64K	512K	MEM BLOCK B ₁	1024K	128K
0K	0K	MEM BLOCK A ₁	512K	64K
			0K	0K


FIG. 29

Docket No.: 42P14037D



30
776






100

2719AA-2719NN

2718AA-2718NN







FIG. 34



202


SEQUENCE# — START ADDRESS

36042

3604R

[illegible]


LF 36A

[illegible]

HAROLD PASNER'S VIEW

Offset Physical Address Space

LA 11






FIG. 38A




FIG. 38B




FIG. 39







FIG. 40

The diagram illustrates a Column Decoder (FIG. 4) with the following components and connections:

- Column Decoder:** A central block with 10 inputs labeled $PBL1, PBL2, PBL3, PBL4, PBL5, PBL6, PBL7, PBL8, PBL9, PBLN$ and 10 outputs labeled $NBL1, NBL2, NBL3, NBL4, NBL5, NBL6, NBL7, NBL8, NBL9, NBLN$.
- 4006:** A block labeled "SELF TIME LOGIC" that receives a "CLK" signal (4008) and a "WEN" signal (4009). It outputs a "ST-MEM. CLK" signal (4010) to the Column Decoder.
- 4104:** A block containing a grid of 10 SA (Sense Amplifier) units. The inputs to this block are $SPBLA, SPBLB, SPBL3, SPBL4, SPBL5, SPBL6, SPBL7, SPBL8, SPBL9, SPBLN$. The outputs are $SA, SA, SA, SA, SA, SA, SA, SA, SA, SA$.
- 4105:** A block containing a grid of 10 SA units. The inputs to this block are $SPBLA, SPBLB, SPBL3, SPBL4, SPBL5, SPBL6, SPBL7, SPBL8, SPBL9, SPBLN$. The outputs are $SA, SA, SA, SA, SA, SA, SA, SA, SA, SA$.
- 4106:** A block containing a grid of 10 SA units. The inputs to this block are $SPBLA, SPBLB, SPBL3, SPBL4, SPBL5, SPBL6, SPBL7, SPBL8, SPBL9, SPBLN$. The outputs are $SA, SA, SA, SA, SA, SA, SA, SA, SA, SA$.

[illegible]





Docket No.: 42P14037202




FIG. 46B

FIG. 46A